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Abstract: We report on the reproducible growth of two inch 3C-SiC crystals using the transfer of
chemical vapor deposition (CVD)-grown (100) oriented epitaxial layers. Additional experiments,
in which the diameter of the free-standing layers is increased, are presented, indicating the upscale
potential of this process. The nucleation and growth of cubic silicon carbide is supported by XRD
and Raman measurements. The rocking curve data yield a full-width-at-half-maximum (FWHM)
between 138 to 140 arc sec for such grown material. Analysis of the inbuilt stress of the bulk-like
material shows no indications of any residual stress.
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1. Introduction
Silicon carbide is gaining more interest by the day, which leads to a better understanding of
its growth when using physical vapor transport (PVT). Material grown with this technique reaches
diameters of 200 mm and dislocation densities as low as 2800 cm−1 [1–3]. The cubic polytype,
however, poses electrical advantages compared to the industrial available 4H- and 6H-SiC. With
the smaller bandgap, near-interface traps created at the interface of SiC and SiO2 are located in
the conduction band, increasing the charge mobility [4]. The method of consecutive growth and
enlargement used for hexagonal polytypes (4H- and 6H-SiC) cannot be employed for the cubic (3C-SiC)
one, as high supersaturation and temperature gradient are needed to stabilize this material. A method
providing such process parameters is the sublimation “sandwich” method (SE) already presented by
Tairov et al. [5] in 1976. Using such setup proved to be suitable to grow the 3C polytype [6,7]. A major
drawback using any bulk growth method is the lack of a sufficient, high-quality seed. Such material
can be obtained using the heteroepitaxial approach based on material growth on silicon substrates
by chemical vapor deposition (CVD) [8–10]. However, due to the misfit between 3C-SiC and silicon,
the wafers will feature a high stress levels leading to bended or even cracked material. Consequently,
thickness presents limitations. By transferring CVD-grown layers on a SiC carrier, a seeding stack
can be produced to achieve subsequent growth by SE [11]. Seeding material of high quality and a
thickness close to 1 mm would allow enhanced bulk growth using methods like modified PVT (M-PVT)
or continuous-feed PVT (CF-PVT), increasing the thickness even more [7,12,13].
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Industrial relevance is obtained by increasing the total area of the transferred seeding layer and
growing crystals on such large seeds. We present the reproducible growth of two inch material using
this technique. Furthermore, preliminary experiments in a 100 mm setup are presented.
2. Experimental Methods
The used setup as well as numerical simulation data can be found in [11,14]. The manufacturing
process, creating 3C-SiC-on-SiC seeding stacks, was done on four inch wafers featuring a thickness of
approximately 20 µm for the epitaxial layer, on 580 µm-thick, highly n-doped, on-axis (100) silicon
wafers. The sample size for two inch runs was reduced to 52 × 52 mm2 using a diode end-pumped
solid-state laser (Rofin Power Line E20 LP, ND:YdO4, λ = 1064 nm), taking advantage of the multi-pulse
ablation effect on 3C-SiC [15,16]. The resulting crack-free 3C-SiC-on-Si samples were removed from
the silicon substrate using wet chemical etching in an HNA solution (hydrogen fluoride, nitric acid,
and water (1:1:1.5)). As a result, free-standing epitaxial layers were then merged with a SiC carrier
using a carbon glue layer whose main component was 1-methoxy-2-propanol acetate (Figure 1a,b).
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3. Results and Discussion
The main challenge for this seeding layer transfer and bulk growth method was to obtain a
crack-free epilayer large enough to fit in a two inch surface. The first attempts presented in [10] were
carried out using a diamond wire saw, introducing mechanical force into the already stressed material.
This method resulted in additional cracking along the (110) directions of the material. By utilizing the
laser ablation process, it was possible to locally process the material and adjust the total dimensions of
the used wafers. The resulting material was free of cracks, and therefore, an increased diameter for the
sublimation epitaxial growth was achievable. Figure 2 shows the acquired crystals after removing the
residual carrier and polishing (used grain sizes: 45–15 µm, 6–3 µm). The sample shown in (a) features
a thickness of approximately 0.87 mm and a complete two inch diameter. The black spots in the center
can be mainly assigned to protrusions increasing in size with increasing thickness. The black areas on
the outer edge were generated by carbon contaminations on the seeding surface. The origin of such
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dirt was allocated to the merging step of epitaxial layer and carrier, overlapping at the edge of the
seeds. The sample shown in (b) features less inhomogeneities at the edge but presents two bigger areas
featuring a burst of the seed. This effect was due to an enclosure of gases between the seed and the
carrier, leading to the local removal of the material in such areas during vapor growth. Increasing
the temperature would increase the pressure of the gas inclusions, inevitably bursting the epitaxial
surface which presented the weakest escape route. The sample shown in Figure 2c exhibits similar
burst effects in the top area and contaminations on the three edge areas. The main defect on all samples,
however, was caused by the protrusion generated in the carbonization step during the CVD growth of
the seeding layer.
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Increasing the diam ter of th epitaxial layer augmented the cracking pro ability during the
etching but not during the cutting. Figure 3a–c shows three free-standing 20 µm-thick epitaxial layers
with various cracks, appearing during the substrate removal step. The bre kage visible in Figure 3a
started to propagate at the edge areas highlighted by red circles. The material in such region featured
inhomog neities involving the CVD process, ove growing the border of the silicon substrate. This
led to a pred termined breaking point. The sample show in Figure 3b shows layer without any
residuals of this border area. To maximize the area output, flats w re included. The cracks appearing
in this experimen started from the flats. Th refore, an additional laser ablation run reduced the otal
diam ter to 95 m, as shown in Figure 3c. Only one crack appeared in the middle of the sample,
caused by the uplift of the layer during etching. The chemical removal of the substrate nitiated at the
edges, moving into the center. Because of gas bubbles adhering to the silicon, an uplift of the epitaxial
layer occurred, tilting it in th c nter. This tilt led to breakage by mechanical tress. Even though
the layers broke during subst ate removal, a merging step with a SiC car ier was performed. The
resulting stacks were i ple ente adapted four inch growth cell, enabling the growth of larger
diameter materi l. The manuf ct red c ystals can be seen in Figure 3d–f. The depict d samples varied
in thickness from 480 µm up to 520 µm, and their growth ates varied from 180 µ /h up to 320 µm/h.
Additional cracking of the material occurred mainly during the removal of the grown material from
th residual SiC carrier. For the g owth of such diameters, a spacer with a 100 mm hole was used.
As the utilized seeding layers exhibit d a smaller dimension of ca. 95 mm and, a ditionally, were
c acked during the prior seed prepa ation step, a seedless growth partially occurred on the carrier.
Th mat rial grown on such seedless regions nucleated spontane usly as polycrystalline material.
This unwanted growth clamped the material grown on the actual se ding layer. For the final removal
of th resulting crystal from the carrie , an additional mechanical force was thus needed. Therefore,
a ditional breakage at his point w s inevi able. Apart from the cracks, all samples featured imi ar
defects which are also visible on the two inch material. All crystals grown by this method featured
the typical yellow appearance of ubic silicon carbide. Rocking curve measurements f the 002 eflex
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resulted in a full-width-at-half-maximum (FWHM) around 138 to 140 arc sec. These values are almost
comparable with those of high-quality material grown on hexagonal SiC substrates, which can be
lower than 120 arc sec [6].
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single crack generated by uplifting uring etching. The corresponding crystals grown on he sho n
free-standing epitaxi l layers are depicted in (d–f). All samples feature additional cracks in r duced by
the post-process r m val from th carrier due to polycrystalline gr wth at the borders. The t icknesse
of the sample varied between 480 µm to 520 µm, with growth rates between 180 µm/h and 320 µm/h.
Raman analysis of 3C-SiC-on-Si, as-grown 3C-SiC-on-SiC, and post-processed SE-grown material
was performed. Figure 4a shows a resembling spectrum of a defect-free surface ar a on SE-gro
aterial. The transversal optical (TO) mode is forbidde for defect-free (100) on axis material. However,
the stress in the mat ri l can be determined from the peak position [17]. The plot in Figure 4b shows
the a number of the TO ode for typically stressed CVD-grown material on on-axis and 4◦ off-axis
silicon substrates. Fro this da a, a tensile stress was visible in both materials. In comp rison, as-grown
material grown by SE featur d similar values as CVD-grown material on on-axis su s rates. However,
after the oxid tion and removal of the crystal from the carrier, the material tended to reduc the stress
in the direction of 797 cm−1.
Additional XRD 2θ-ω scans were performed on various samples after the removal from the
carrier grown by SE. From these data, the actual lattice parameters of the material were calculated.
Table 1 shows the resulting values. The ε value describes the distortion by subtracting both values and
dividing by the in-plane value. A distortion below 10−5 corresponds to the experimental error of the
used setup and supports the assumption of stress-free material.
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Figure 4. (a) Typical Raman spectrum of SE-grown material in a protrusion- and defect-free surface
area. (b) Comparison of the x-value for the transversal optical (TO) mode of 3C-SiC epitaxial layers
grown by chemical vapor deposition (CVD) (on and 4◦ off-axis), homoepitaxial as-grown material
using the SE setup, and after oxidation and removal from the carrier. The obtained values feature a
trend of stress reduction for the final material.
Table 1. Lattice parameters calculated from XRD 2θ-ω scans on SE-grown aterial and
3C-SiC-on-Si material.
Sample Orientation a ‖ (Å) a ⊥ (Å) ε
SE123 On-axis 4.3599 4.3602 −7.9 × 10−5
SE126 On-axis 4.3617 4.3608 2.1 × 10−4
3C-SiC-on-Si On-axis 4.3628 4.3582 1.1 × 10−3
SE136 4◦ off 4.3602 4.3602 −3.7 × 10−6
SE137 4◦ off 4.3605 4.3602 7.1 × 10−5
3C-SiC-on-Si 4◦ off 4.3633 4.3582 1.2 × 10−3
4. Conclusions
We presented a method to reproducibly manufacture free-standing epitaxial layers up to
52 × 52 mm2 using a laser ablation process. For increased dimensions, cracking occurred during
wet-chemical etching. The resulting epitaxial layers were repeatedly merged with SiC carriers. The
resulting seeding stacks were then applied for the growth of two and four inch material using a
high-temperature vapor growth setup. All samples grown by this method exhibited a thickness between
320 µm and 520 µm and grew at rates between 190 µm/h and 320 µm/h. The optical appearance of
all crystals featured a bright yellow color, typical for cubic silicon carbide. XRD analysis and Raman
spectroscopy confirmed 3C-SiC growth. The typical defects of (100) 3C-SiC, such as Stacking faults,
Anti-Phase-Boundaries, and protrusions were present. Mainly, surface contaminations on the seed
altered the material quality, indicating the need of a cleaning process prior to the growth. XRD and
Raman analysis of the bulk material grown with this method proved the growth of stress-free material.
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